



**Ordering Information**

ZL60505MKDB QSFP Transceiver


**0°C to +70°C**

### Features

- QSFP MSA compatible
- Four independently addressable transmit and receive channels
- Highly compact: saving of 60% on edge and board usage compared to four comparable SFP modules
- Differential, internally AC-coupled data I/Os
- Electrically z-pluggable, allowing port population on demand
- Electrically hot-pluggable
- XFP-like latch mechanism for ease-of-insertion
- Digital Diagnostics Monitoring Interface. Allows customer management and monitoring of key modules parameters, analogous to SFP
- Optical connectivity via industry standard MPO/MTP terminated fiber ribbon

### Applications

- High-speed interconnects within and between switches, routers and transport equipment
- Server-Server Clusters, Super-computing interconnections
- Proprietary backplanes
- Interconnects rack-to-rack, shelf-to-shelf, board-to-board, board-to-optical backplane
- XAUI over fiber-ribbon
- 2xGbE applications
- InfiniBand SDR applications



**Figure 1 - ZL60505 QSFP Parallel Fiber Optic Transceiver**

## Description

Quad Small Form Factor Pluggable (QSFP) modules are the next generation of pluggable modules intended for high density applications. A QSFP module is a parallel fiber optical transceiver module with four independent optical transmit and receive channels. It combines the higher density attractions of parallel modules with some of the key advantages normally associated with SFP based modules.


It is intended for use in switches, routers and data center applications where it provides:

- a saving of greater than 60% in edge and board density as compared to the use of four SFP modules. This allows the end-user to shrink system size and lower overall costs.
- simplified heat management through reduction in power consumption of > 50% compared to 4xSFP solution.
- z-axis electrically hot-pluggability allowing port population on demand and in the field. Utilises XFP-like latching mechanism into board mounted cage.
- a digital diagnostic monitoring interface similar to that used by SFP modules. This allows customer access to key module parameters as well as providing alarm and warning flags. This improves customer system management capability.

The QSFP also benefits from the existence of a multi-source agreement (MSA) which defines the mechanical form-factor, electrical pin-out and diagnostic management interface.

Reliability assurance is based on Telcordia GR-468-CORE and the parts are compliant to the EU directive 2002/95/EC issued 27 January 2003 [RoHS].





Below is a listing of the datums, for various components, referenced to in this document.

Datum	Description
A	Host Board top surface
B	Centerline of bezel
C	Distance between Connector terminal thru holes on host board
D	Hard stop on transceiver
E	Width of transceiver
F	Height of transceiver housing
G	Width of transceiver pc board
H	Leading edge of signal contact pads on transceiver pc board
J	Top surface of transceiver pc board
K	Host Board thru hole #1 to accept connector guide post
L	Host Board thru hole #2 to accept connector guide post
M	Width of bezel cut-out
X&Y	Host board horizontal and depth datum established by customers' fiducials

Projection Method 

© Zarlink Semiconductor 2007. All rights reserved.


ISSUE	1	2	3	
ACN	116641 Rev 1	116641 Rev 2	116641 Rev 3	116641 Rev 4
DATE	12-JUL-06	15-MAR-07	20-FEB-09	25-MAR-09
APPRD.	M.Andersson	M.Andersson	M.Andersson	M.Andersson




Package code	<b>MK</b>
Previous package codes	
Drawing type	<b>QSFP Definition of datums</b>
Title	<b>116641</b>



### TOP VIEW OF MODULE PCB



### BOTTOM VIEW OF MODULE PCB



**NOTES:-**

- All dimensions in mm.
- Contact pad plating: 0,38 µm MIN Au over 1,27 µm MIN Ni.

Projection Method


© Zarlink Semiconductor 2007. All rights reserved.

ISSUE	1	2	3	4
ACN	116641 Rev 1	116641 Rev 2	116641 Rev 3	116641 Rev 4
DATE	12-JUL-06	15-MAR-07	20-FEB-09	25-MAR-09
APPRD.	M.Andersson	M.Andersson	M.Andersson	M.Andersson



Package code	<b>MK</b>
Previous package codes	
Drawing type	<b>Pattern layout for QSFP PCB</b>
Title	<b>116641</b>

NOTE:-  
All dimensions in mm.




© Zarlink Semiconductor 2007. All rights reserved.

ISSUE	1	2	3	4
ACN	116641 Rev 1	116641 Rev 2	116641 Rev 3	116641 Rev 4
DATE	12-JUL-06	15-MAR-07	20-FEB-09	25-MAR-09
APPRD.	M.Andersson	M.Andersson	M.Andersson	M.Andersson



Package code	<b>MK</b>
Previous package codes	
Drawing type	<b>QSFP Host Mechanical Layout</b>
Title	<b>116641</b>



NOTES:-

1. All dimensions in mm.
2. Not recommended for PCI add-in card application.
3. Calculation of tolerance = 1/2 x Bezel thickness + 0,3
4. Minimum pitch dimension for individual cages. For ganged (1-by-x) applications, the port spacing can be reduced to 19.0 MIN.

Projection Method

© Zarlink Semiconductor 2007. All rights reserved.

ISSUE	1	2	3	4
ACN	116641 Rev1	116641 Rev2	116641 Rev3	116641 Rev4
DATE	12-JUL-06	15-MAR-07	20-FEB-09	25-MAR-09
APPRD.	M.Andersson	M.Andersson	M.Andersson	M.Andersson



Package code	<b>MK</b>
Previous package codes	
Drawing type	<b>QSFP Recommended Bezel Design</b>
Title	<b>116641</b>



**For more information about all Zarlink products  
visit our Web Site at  
[www.zarlink.com](http://www.zarlink.com)**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I2C components conveys a license under the Philips I2C Patent rights to use these components in an I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

**TECHNICAL DOCUMENTATION - NOT FOR RESALE**

---