Power MOSFET, N-Channel PowerTrench® Power Clip 30 V Symmetric Dual

NTTFD2D8N03P1E

Features

- Small Footprint (3.3mm x 3.3mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- DC-DC Converters
- System Voltage Rails

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter			Symbol	Q1	Q2	Unit
Drain-to-Source Voltage			V _{DSS}	30	30	V
Gate-to-Source Voltage			V_{GS}	+16 -12	+16 -12	V
Continuous Drain Current R _{0JC}		T _C = 25°C	I _D	80	80	Α
(Note 3)	Steady	T _C = 85°C		58	58	
Power Dissipation R ₀ JC (Note 3)	State	T _A = 25°C	P _D	26	26	W
Continuous Drain Current R _{BJA}		T _A = 25°C	I _D	21.1	21.1	Α
(Notes 1, 3)	Steady	T _A = 85°C		15.2	15.2	
Power Dissipation R _{0JA} (Notes 1, 3)	State	T _A = 25°C	P _D	1.79	1.79	W
Continuous Drain		T _A = 25°C	I _D	16.1	16.1	Α
Current R _{θJA} (Notes 2, 3)	Steady	T _A = 85°C		11.6	11.6	
Power Dissipation R _{0JA} (Notes 2, 3)	State	T _A = 25°C	P _D	1.04	1.04	W
Pulsed Drain Current	$T_A = 25^{\circ}$	C, t _p = 10 μs	I _{DM}	327	356	Α
Single Pulse Drain-to-Source Avalanche Energy Q1: I _L = 33.3 A _{pk} , L = 0.1 mH (Note 4) Q2: I _L = 34.3 A _{pk} , L = 0.1 mH (Note 4)			E _{AS}	55.4	58.8	mJ
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to	+ 150	°C
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface-mounted on FR4 board using a 1 in² pad size, 2 oz. Cu pad.
- 2. Surface-mounted on FR4 board using minimum pad size, 2 oz. Cu pad.
- 3. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted. Actual continuous current will be limited by thermal & electro–mechanical application board design. $R_{\theta,\text{JC}}$ is determined by the user's board design.
- Q1 100% UIS tested at L = 0.1 mH, IAS = 21.1 A.
 Q2 100% UIS tested at L = 0.1 mH, IAS = 21.1 A.




ON Semiconductor®

www.onsemi.com

FET	V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
Q1	30 V	2.5 m Ω @ 10 V	80 A	
QI	30 V	3.0 m Ω @ 4.5 V	60 A	
Q2	30 V	2.5 mΩ @ 10 V	80 A	
۷Z	30 V	3.0 m Ω @ 4.5 V	60 K	

ELECTRICAL CONNECTION





WQFN12 3.3X3.3, 0.65P CASE 510CJ

MARKING DIAGRAM

O 2ESN AYWWZZ

2ESN = Specific Device Code A = Assembly Location

Y = Year WW = Work Week ZZ = Assembly Lot Code

ORDERING INFORMATION

Device	Package	Shipping [†]
NTTFD2D8N03P1E	WQFN12 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Q1 Max	Q2 Max	Unit
Junction-to-Case - Steady State (Notes 1, 3)	$R_{ heta JC}$	4.8	4.8	°C/W
Junction-to-Ambient - Steady State (Notes 1, 3)	$R_{ hetaJA}$	70	70	
Junction-to-Ambient - Steady State (Notes 2, 3)	$R_{ heta JA}$	120	120	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	1	FET	Min	Тур	Max	Unit	
OFF CHARACTERISTICS	•			•	•	•	•	•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$		Q1	30			V	
		V _{GS} = 0 V, I _D = 1 mA		Q2	30				
Drain-to-Source Breakdown	V _{(BR)DSS} /	I _D = 1 mA, ref to 25°C		Q1		17.9		mV/°C	
Voltage Temperature Coefficient	l l l	I _D = 1 mA, ref to 25°C		Q2		17.2			
Zero Gate Voltage Drain	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V	T _J = 25°C	Q1			1.0		
Current				Q2			1.0	μΑ	
Gate-to-Source Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = +16 V / -12 V		Q1			±100	 	
Current		V _{DS} = 0 V, V _{GS} = +16 V	′ / –12 V	Q2			±100	nA	
ON CHARACTERISTICS (Note	5)			•	•	•	•	•	
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 40	0 μΑ	Q1	1.0	1.0 3.0			
		V _{GS} = V _{DS} , I _D = 40	0 μΑ	Q2	1.0		3.0	- V	
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 400 μA, ref to 2	25°C	Q1		-4.3	140		
		I _D = 400 μA, ref to 2	25°C	Q2		-4.5		mV/°C	
Drain-to-Source On	R _{DS(on)}	V _{GS} = 10 V, I _D = 18 A		Q1		2.0	2.5	- mΩ	
Resistance		V _{GS} = 4.5 V, I _D = 16 A		1		2.6	3.0		
		V _{GS} = 10 V, I _D = 18 A		Q2		1.8	2.5		
		V _{GS} = 4.5 V, I _D = 16 A		1		2.4	3.0		
Forward Transconductance	9FS	$V_{DS} = 5 \text{ V}, I_{D} = 18$	3 A	Q1		129		s	
		$V_{DS} = 5 \text{ V}, I_{D} = 18$	3 A	Q2		141			
Gate-Resistance	R _G	T _A = 25°C		Q1		0.68			
				Q2		0.75		Ω	
CHARGES, CAPACITANCES &	GATE RESISTA	NCE			•		•		
Input Capacitance	C _{ISS}			Q1		1500		_	
				Q2		1521		pF	
Output Capacitance	C _{OSS} V _{GS} = 0 V, V _{DS} =		Q1		483		_		
		$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V}, 1$	t = 1 MHz	Q2		498		pF	
Reverse Transfer Capacitance	C _{RSS}			Q1		29		pF	
				Q2		22			

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

^{6.} Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	FET	Min	Тур	Max	Unit
CHARGES, CAPACITANCES &	& GATE RESIS	TANCE	-	-	-	-	
Total Gate Charge	Q _{G(TOT)}		Q1		9.5		_
			Q2		9.3		nC
Gate-to-Drain Charge	Q_{GD}	Q1: V _{GS} = 4.5 V, V _{DS} = 15 V; I _D = 18 A	Q1		2.0		
		Q2: $V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 18 \text{ A}$	Q2		1.6		nC
Gate-to-Source Charge	Q_{GS}		Q1		3.7		-0
			Q2		3.7		nC
Total Gate Charge	Q _{G(TOT)}	Q1: V _{GS} = 10 V, V _{DS} = 15 V; I _D = 18 A	Q1		20.8		
		Q2: V _{GS} = 10 V, V _{DS} = 15 V; I _D = 18 A	Q2		20.5		nC
SWITCHING CHARACTERIST	ICS, VGS = 4.5	V (Note 6)					
Turn-On Delay Time	t _{d(ON)}		Q1		13		ns ns
			Q2		13.3		
Rise Time	t _r		Q1		5.5		
		$V_{GS} = 4.5 \text{ V}$ Q1: $I_D = 18 \text{ A}, V_{DD} = 15 \text{ V}, R_G = 6 \Omega$	Q2		5.8		
Turn-Off Delay Time	t _{d(OFF)}	Q2: $I_D = 18 \text{ A}$, $V_{DD} = 15 \text{ V}$, $R_G = 6 \Omega$	Q1		18.9		no
			Q2		19		ns
Fall Time	t _f		Q1		5.5		no
			Q2		5.5		ns
SWITCHING CHARACTERIST	ICS, VGS = 10	V (Note 6)					
Turn-On Delay Time	t _{d(ON)}		Q1		8.4		ns
			Q2		8.7		115
Rise Time	t _r		Q1		2		ns
		$V_{GS} = 10 \text{ V}$ Q1: $I_D = 18 \text{ A}$, $V_{DD} = 15 \text{ V}$, $R_G = 6 \Omega$	Q2		2		110
Turn-Off Delay Time	t _{d(OFF)}	Q2: $I_D = 18 \text{ A}$, $V_{DD} = 15 \text{ V}$, $R_G = 6 \Omega$	Q1		26.3		ne
			Q2		26.3		ns
Fall Time	t _f		Q1		3.8		ne
			Q2		3.6		ns
DRAIN-SOURCE DIODE CHA	RACTERISTICS	5					
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V$, $T_{J} = 25^{\circ}C$	Q1		0.8	1.2	
		$I_{S} = 18 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$			0.67		V
		$V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$	Q2		0.8	1.2	V
		$I_{S} = 18 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$			0.66		
Reverse Recovery Time	t _{RR}		Q1		30		no
		V _{GS} = 0 V, V _{DD} = 15 V	Q2		29		ns
Reverse Recovery Charge	Q _{RR}	Q1: I _S = 18 A, dI _S /dt = 100 A/μs Q2: I _S = 18 A, dI _S /dt = 100 A/μs			13		r.C
					12.5		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$. 6. Switching characteristics are independent of operating junction temperatures.






Figure 3. On-Resistance vs. Gate-to-Source Voltage





Figure 5. On–Resistance Variation with Temperature



V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 2. Transfer Characteristics




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area




Figure 12. I_{PEAK} vs. Time in Avalanche




Figure 13. Thermal Characteristics

TYPICAL CHARACTERISTICS - Q2




Figure 19. Drain-to-Source Leakage Current

vs. Voltage

Figure 18. On-Resistance Variation with

Temperature




Figure 20. Capacitance Variation




Figure 21. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 22. Resistive Switching Time Variation vs. Gate Resistance




Figure 23. Diode Forward Voltage vs. Current




Figure 24. Safe Operating Area




Figure 25. $I_{\mbox{\scriptsize PEAK}}$ vs. Time in Avalanche






Figure 26. Thermal Characteristics

PACKAGE DIMENSIONS

WQFN12 3.3X3.3, 0.65P CASE 510CJ ISSUE O






LAND PATTERN RECOMMENDATION


SCALE 1:1



FRONT VIEW SCALE: 1:1



BOTTOM VIEW SCALE: 1:1



NOTES: UNLESS OTHERWISE SPECIFIED

- A) DRAWING DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-220, VARIATION WEEC-1
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.nsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harm

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative