

D-Type Flip-Flop with Asynchronous Clear

NL17SZ175

The NL17SZ175 is a single, positive edge triggered, D-type CMOS Flip-Flop with Asynchronous Clear operating from a 1.65 V to 5.5 V supply.

Features

- Designed for 1.65 V to 5.5 V V_{CC} Operation
- 2.0 ns t_{PD} at $V_{CC} = 5$ V (Typ)
- Inputs/Outputs Overvoltage Tolerant up to 5.5 V
- I_{OFF} Supports Partial Power Down Protection
- Sink 32 mA at 4.5 V
- Available in SC-88, SC-74 and UDFN6 Packages
- Chip Complexity < 100 FETs
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant












Figure 1. Logic Symbol



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS		
 1	SC-88 CASE 419B-02	
 6 1	SC-74 CASE 318F-05	
 1	UDFN6 1.45 x 1.0 CASE 517AQ	
 1	UDFN6 1.0 x 1.0 CASE 517BX	

X, XXX = Specific Device Code
 M = Date Code*
 W = Work Week
 ■ = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 7 of this data sheet.

Connection Diagrams




Figure 2. SC70 (Top View)





Figure 4. MicroPak (Top Through View)



AAA represents Product Code Top Mark – see ordering code.
 NOTE: Orientation of Top Mark determines Pin One location.
 Read the Top Product Code Mark left to right, Pin One is the lower left pin (see diagram).

Figure 3. Pin 1 Orientation

PIN DESCRIPTIONS

Pin Name	Description
D	Data Input
CP	Clock Pulse Input
\bar{C}	Clear Input
Q	Flip-Flop Output

FUNCTION TABLE

Inputs			Output
CP	D	\bar{C}	Q
	L	H	L
	H	H	H
	X	H	Qn
X	X	L	L

H = HIGH Logic Level
 L = LOW Logic Level

Qn = No Change in Data
 X = Immaterial

NL17SZ175

MAXIMUM RATINGS

Symbol	Characteristics	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +6.5	V
V _{IN}	DC Input Voltage	-0.5 to +6.5	V
V _{OUT}	DC Output Voltage Active-Mode (High or Low State) Tri-State Mode (Note 1) Power-Down Mode (V _{CC} = 0 V)	-0.5 to V _{CC} + 0.5 -0.5 to +6.5 -0.5 to +6.5	V
I _{IK}	DC Input Diode Current V _{IN} < GND	-50	mA
I _{OK}	DC Output Diode Current V _{OUT} < GND	-50	mA
I _{OUT}	DC Output Source/Sink Current	±50	mA
I _{CC} or I _{GND}	DC Supply Current per Supply Pin or Ground Pin	±50	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 secs	260	°C
T _J	Junction Temperature Under Bias	+150	°C
θ _{JA}	Thermal Resistance (Note 2) SC-88 SC-74 UDFN6	659 555 382	°C/W
P _D	Power Dissipation in Still Air SC-88 SC-74 UDFN6	190 225 327	mW
MSL	Moisture Sensitivity	Level 1	-
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 3) Human Body Model Charged Device Model	2000 1000	V
I _{Latchup}	Latchup Performance (Note 4)	± 100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Applicable to devices with outputs that may be tri-stated.
2. Measured with minimum pad spacing on an FR4 board, using 10mm-by-1inch, 2 ounce copper trace no air flow.
3. HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-F. JEDEC recommends that ESD qualification to EIA/JESD22-A115-A (Machine Model) be discontinued per JEDEC/JEP172A.
4. Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Unit
V _{CC}	Positive DC Supply Voltage	1.65	5.5	V
V _{IN}	DC Input Voltage	0	5.5	V
V _{OUT}	DC Output Voltage Active-Mode (High or Low State) Tri-State Mode (Note 1) Power-Down Mode (V _{CC} = 0 V)	0 0 0	V _{CC} 5.5 5.5	
T _A	Operating Temperature Range	-55	+125	°C
t _r , t _f	Input Rise and Fall Time V _{CC} = 1.65 V to 1.95 V V _{CC} = 2.3 V to 2.7 V V _{CC} = 3.0 V to 3.6 V V _{CC} = 4.5 V to 5.5 V	0 0 0 0	20 20 10 5	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

NL17SZ175

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Condition	V _{CC} (V)	T _A = 25°C			-55°C ≤ T _A ≤ 125°C		Units
				Min	Typ	Max	Min	Max	
V _{IH}	High-Level Input Voltage		1.65 to 1.95	0.65 V _{CC}	-	-	0.65 V _{CC}	-	V
			2.3 to 5.5	0.70 V _{CC}	-	-	0.70 V _{CC}	-	
V _{IL}	Low-Level Input Voltage		1.65 to 1.95	-	-	0.35 V _{CC}	-	0.35 V _{CC}	V
			2.3 to 5.5	-	-	0.30 V _{CC}	-	0.30 V _{CC}	
V _{OH}	High-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OH} = -100 μA I _{OH} = -4 mA I _{OH} = -8 mA I _{OH} = -16 mA I _{OH} = -24 mA I _{OH} = -32 mA	1.65 to 5.5	V _{CC} - 0.1	V _{CC}	-	V _{CC} - 0.1	-	V
			1.65	1.29	1.52	-	1.29	-	
			2.3	1.9	2.1	-	1.9	-	
			3	2.4	2.7	-	2.4	-	
			3	2.3	2.5	-	2.3	-	
			4.5	3.8	4	-	3.8	-	
V _{OL}	Low-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OH} = 100 μA I _{OH} = 4 mA I _{OH} = 8 mA I _{OH} = 16 mA I _{OH} = 24 mA I _{OH} = 32 mA	1.65 to 5.5	-	-	0.1	-	0.1	V
			1.65	-	0.08	0.24	-	0.24	
			2.3	-	0.12	0.3	-	0.3	
			3	-	0.24	0.4	-	0.4	
			3	-	0.26	0.55	-	0.55	
			4.5	-	0.31	0.55	-	0.55	
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	1.65 to 5.5	-	-	±0.1	-	±1.0	μA
I _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V or V _{OUT} = 5.5 V	0	-	-	1.0	-	10	μA
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5	-	-	1.0	-	10	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NL17SZ175


AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{CC} (V)	Conditions	T _A = +25°C			T _A = -40 to +85°C		Unit
				Min	Typ	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency (Figure 5, 6)	1.65	C _L = 50 pF, R _L = 500 Ω	-	-	-	100	-	MHz
		1.8		-	-	-	100	-	
		2.5 ±0.2		-	-	-	125	-	
		3.3 ±0.3		-	-	-	150	-	
		5.0 ±0.5		-	-	-	175	-	
t _{PLH} , t _{PHL}	Propagation Delay CP to Q (Figure 5, 6)	1.65	C _L = 15 pF, R _L = 1 MΩ	-	9.8	15.0	-	16.5	ns
		1.8		-	6.5	10.0	-	11.0	
		2.5 ±0.2		-	3.8	6.5	-	7.0	
		3.3 ±0.3		-	2.8	4.5	-	5.0	
		5.0 ±0.5		-	2.2	3.5	-	3.8	
		3.3 ±0.3	C _L = 50 pF, R _L = 500 Ω	-	3.4	5.5	-	6.2	
		5.0 ±0.5		-	2.6	4.0	-	4.7	
t _{PHL}	Propagation Delay \bar{C} to Q (Figure 5, 6)	1.65	C _L = 15 pF, R _L = 1 MΩ	-	9.8	13.5	-	15.0	ns
		1.8		-	6.5	9.0	-	10.0	
		2.5 ±0.2		-	3.8	6.0	-	6.4	
		3.3 ±0.3		-	2.8	4.3	-	4.6	
		5.0 ±0.5		-	2.2	3.2	-	3.5	
		3.3 ±0.3	C _L = 50 pF, R _L = 500 Ω	-	3.4	5.3	-	5.8	
		5.0 ±0.5		-	2.7	4.0	-	4.5	
t _S	Setup Time, CP to D (Figure 5, 6)	2.5 ±0.2	C _L = 50 pF, R _L = 500 Ω	-	-	-	2.5	-	ns
		3.3 ±0.3		-	-	-	2.0	-	
		5.0 ±0.5		-	-	-	1.5	-	
t _H	Hold Time, CP to D (Figure 5, 6)	2.5 ±0.2	C _L = 50 pF, R _L = 500 Ω	-	-	-	1.5	-	ns
		3.3 ±0.3		-	-	-	1.5	-	
		5.0 ±0.5		-	-	-	1.5	-	
t _W	Pulse Width, CP (Figure 5, 6)	2.5 ±0.2	C _L = 50 pF, R _L = 500 Ω	-	-	-	3.0	-	ns
		3.3 ±0.3		-	-	-	2.8	-	
		5.0 ±0.5		-	-	-	2.5	-	
	Pulse Width, \bar{C} (Figure 5, 6)	2.5 ±0.2	Clock HIGH or LOW C _L = 50 pF, R _L = 500 Ω	-	-	-	3.0	-	ns
		3.3 ±0.3		-	-	-	2.8	-	
		5.0 ±0.5		-	-	-	2.5	-	
t _{rec}	Recovery Time, \bar{C} to CP (Figure 5, 6)	2.5 ±0.2	C _L = 50 pF, R _L = 500 Ω	-	-	-	1.0	-	ns
		3.3 ±0.3		-	-	-	1.0	-	
		5.0 ±0.5		-	-	-	1.0	-	

CAPACITIVE CHARACTERISTICS ($t_R = t_F = 3.0 \text{ ns}$)

Symbol	Parameter	Condition	Typical	Units
C_{IN}	Input Capacitance	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V or } V_{CC}$	2.5	pF
C_{OUT}	Output Capacitance	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V or } V_{CC}$	4.0	pF
C_{PD}	Power Dissipation Capacitance (Note 5)	10 MHz, $V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V or } V_{CC}$	4.0	pF

5. C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. C_{PD} is related to I_{CCD} dynamic operating current by the expression:
 $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CCstatic})$.



C_L includes probe and jig capacitance
 R_T is Z_{OUT} of pulse generator (typically 50 Ω)
 $f = 1 \text{ MHz}$

Figure 5. Test Circuit

Test	Switch Position	$C_L, \text{ pF}$	R_L, Ω	R_1, Ω
t_{PLH} / t_{PHL}	Open	See AC Characteristics Table		
t_{PLZ} / t_{PZL}	$2 \times V_{CC}$	-	-	-
		See AC Characteristics Table		
t_{PHZ} / t_{PZH}	GND	-	-	-
		See AC Characteristics Table		

X = Don't Care




Figure 6. Switching Waveforms

$V_{CC}, \text{ V}$	$V_{mi}, \text{ V}$	$V_{mo}, \text{ V}$		$V_Y, \text{ V}$
		t_{PLH}, t_{PHL}	$t_{PZL}, t_{PLZ}, t_{PZH}, t_{PHZ}$	
1.65 to 1.95	$V_{CC} / 2$	$(V_{OH} - V_{OL}) / 2$	$V_{CC} / 2$	0.15
2.3 to 2.7	$V_{CC} / 2$	$(V_{OH} - V_{OL}) / 2$	$V_{CC} / 2$	0.15
3.0 to 3.6	$V_{CC} / 2$	$(V_{OH} - V_{OL}) / 2$	$V_{CC} / 2$	0.3
4.5 to 5.5	$V_{CC} / 2$	$(V_{OH} - V_{OL}) / 2$	$V_{CC} / 2$	0.3

NL17SZ175


DEVICE ORDERING INFORMATION

Device	Packages	Specific Device Code	Pin 1 Orientation (See below)	Shipping†
NL17SZ175DFT2G (In Development)	SC-88	TBD	Q4	3000 / Tape & Reel
NL17SZ175DBVT1G	SC-74	AT	Q4	3000 / Tape & Reel
NL17SZ175MU1TCG (In Development)	UDFN6, 1.45 x 1.0 x 0.35P	TBD	Q4	3000 / Tape & Reel
NL17SZ175MU#TCG (In Development)	UDFN6, 1.0 x 1.0 x 0.35P	TBD	Q4	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Pin 1 Orientation in Tape and Reel


Direction of Feed



NL17SZ175


PACKAGE DIMENSIONS

SC – 88/SC70 – 6/SOT – 363
 CASE 419B – 02
 ISSUE Y




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.
 4. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H.
 5. DATUMS A AND B ARE DETERMINED AT DATUM H.
 6. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
 7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION b AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	--	--	-1.10	--	--	-0.043
A1	0.00	--	0.10	0.000	--	0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
C	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
e	0.65 BSC			0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15 BSC			0.006 BSC		
aaa	0.15			0.006		
bbb	0.30			0.012		
ccc	0.10			0.004		
ddd	0.10			0.004		



RECOMMENDED SOLDERING FOOTPRINT*




*For additional information on our Pb – Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NL17SZ175

PACKAGE DIMENSIONS

SC-74
CASE 318F-05
ISSUE N




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. 318F-01, -02, -03, -04 OBSOLETE. NEW STANDARD 318F-05.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.90	1.00	1.10	0.035	0.039	0.043
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.25	0.37	0.50	0.010	0.015	0.020
c	0.10	0.18	0.26	0.004	0.007	0.010
D	2.90	3.00	3.10	0.114	0.118	0.122
E	1.30	1.50	1.70	0.051	0.059	0.067
e	0.95	0.95	1.05	0.037	0.037	0.041
L	0.20	0.40	0.60	0.008	0.016	0.024
HE	2.50	2.75	3.00	0.099	0.108	0.118
theta						

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLE 1:

- PIN 1. CATHODE
- 2. ANODE
- 3. CATHODE
- 4. CATHODE
- 5. ANODE
- 6. CATHODE

STYLE 2:

- PIN 1. NO CONNECTION
- 2. COLLECTOR
- 3. EMITTER
- 4. NO CONNECTION
- 5. COLLECTOR
- 6. BASE

STYLE 3:

- PIN 1. EMITTER 1
- 2. BASE 1
- 3. COLLECTOR 2
- 4. EMITTER 2
- 5. BASE 2
- 6. COLLECTOR 1

STYLE 4:

- PIN 1. COLLECTOR 2
- 2. EMITTER 1/EMITTER 2
- 3. COLLECTOR 1
- 4. EMITTER 3
- 5. BASE 1/BASE 2/COLLECTOR 3
- 6. BASE 3

STYLE 5:

- PIN 1. CHANNEL 1
- 2. ANODE
- 3. CHANNEL 2
- 4. CHANNEL 3
- 5. CATHODE
- 6. CHANNEL 4

STYLE 6:

- PIN 1. CATHODE
- 2. ANODE
- 3. CATHODE
- 4. CATHODE
- 5. CATHODE
- 6. CATHODE

STYLE 7:

- PIN 1. SOURCE 1
- 2. GATE 1
- 3. DRAIN 2
- 4. SOURCE 2
- 5. GATE 2
- 6. DRAIN 1

STYLE 8:

- PIN 1. EMITTER 1
- 2. BASE 2
- 3. COLLECTOR 2
- 4. EMITTER 2
- 5. BASE 1
- 6. COLLECTOR 1

STYLE 9:

- PIN 1. EMITTER 2
- 2. BASE 2
- 3. COLLECTOR 1
- 4. EMITTER 1
- 5. BASE 1
- 6. COLLECTOR 2

STYLE 10:

- PIN 1. ANODE/CATHODE
- 2. BASE
- 3. EMITTER
- 4. COLLECTOR
- 5. ANODE
- 6. CATHODE



STYLE 11:

- PIN 1. EMITTER
- 2. BASE
- 3. ANODE/CATHODE
- 4. ANODE
- 5. CATHODE
- 6. COLLECTOR


NL17SZ175

PACKAGE DIMENSIONS

UDFN6, 1.45x1.0, 0.5P
CASE 517AQ
ISSUE O



DETAIL A
OPTIONAL
CONSTRUCTIONS




DETAIL B
OPTIONAL
CONSTRUCTIONS

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.

MILLIMETERS		
DIM	MIN	MAX
A	0.45	0.55
A1	0.00	0.05
A2	0.07	REF
b	0.20	0.30
D	1.45	BSC
E	1.00	BSC
e	0.50	BSC
L	0.30	0.40
L1	---	0.15

MOUNTING FOOTPRINT






DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NL17SZ175

PACKAGE DIMENSIONS

UDFN6, 1x1, 0.35P
CASE 517BX
ISSUE O




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

DIM	MILLIMETERS	
	MIN	MAX
A	0.50	0.65
A1	0.00	0.05
A3	0.13 REF	
b	0.17	0.23
D	1.00 BSC	
E	1.00 BSC	
e	0.35	
L	0.20	0.40
L1	---	0.15
L3	0.26	0.33

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSION: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:
Phone: 00421 33 790 2910
For additional information, please contact your local Sales Representative