



ELECTRONICS, INC.
44 FARRAND STREET
BLOOMFIELD, NJ 07003
(973) 748-5089
<http://www.nteinc.com>

NTE74C175
Integrated Circuit
TTL– CMOS Quad D-Type Flip–Flop
w/Common Direct Clear and Complementary Outputs
16-Lead DIP

Description:

The NTE74C175 consists of four positive-edge triggered D-type flip-flops implemented with monolithic CMOS technology in a 16-Lead DIP type package. This device has a direct clear input and features complementary outputs from each flip-flop. All four flip-flops are controlled by a common clock and a common clear. Information at the D inputs meeting the set-up time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The clearing operation, enabled by a negative pulse at Clear input, clears all four Q outputs to a logical “0” and Q’s to a logical “1”.

All inputs are protected from static discharge by diode clamps to V_{CC} and GND.

Features:

- Wide Supply Range: 3V to 15V
- Guaranteed Noise Margin: 1.0V
- High Noise Immunity: 0.45 V_{CC} (typ)
- Low Power TTL Compatible: Fan Out of 2 Driving 74L

Absolute Maximum Ratings: (Note 1)

Voltage at Any Pin	-0.3V to V _{CC} +0.3V
Power Dissipation, P _D	700mW
Operating V _{CC} Range	3V to 15V
Maximum V _{CC} Voltage	18V
Operating Temperature Range, T _A	-40° to +85°C
Storage Temperature Range, T _{stg}	-65° to +150°C
Lead Temperature (During Soldering, 10sec), T _L	+260°C

Note 1. “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. Except for “Operating Temperature Range”, they are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” provides conditions for actual device operation.

DC Electrical Characteristics: ($T_A = -40^\circ$ to $+85^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Typ	Max	Unit	
CMOS to CMOS								
Logical "1" Input Voltage	$V_{IN(1)}$	$V_{CC} = 5\text{V}$		3.5	-	-	V	
		$V_{CC} = 10\text{V}$		8.0	-	-	V	
Logical "0" Input Voltage	$V_{IN(0)}$	$V_{CC} = 5\text{V}$		-	-	1.5	V	
		$V_{CC} = 10\text{V}$		-	-	2.0	V	
Logical "1" Output Voltage	$V_{OUT(1)}$	$V_{CC} = 5\text{V}$	$I_O = -10\mu\text{A}$	4.5	-	-	V	
		$V_{CC} = 10\text{V}$		9.0	-	-	V	
Logical "0" Output Voltage	$V_{OUT(0)}$	$V_{CC} = 5\text{V}$	$I_O = 10\mu\text{A}$	-	-	0.5	V	
		$V_{CC} = 10\text{V}$		-	-	1.0	V	
Logical "1" Input Current	$I_{IN(1)}$	$V_{CC} = 15\text{V}, V_{IN} = 15\text{V}$		-	0.005	1.0	μA	
Logical "0" Input Current	$I_{IN(0)}$	$V_{CC} = 15\text{V}, V_{IN} = 0\text{V}$		-1.0	-0.005	-	μA	
Supply Current	I_{CC}	$V_{CC} = 15\text{V}$		-	0.05	300	μA	
CMOS/LPTTL Interface								
Logical "1" Input Voltage	$V_{IN(1)}$	$V_{CC} = 4.75\text{V}$		$V_{CC} - 1.5$	-	-	V	
Logical "0" Input Voltage	$V_{IN(0)}$	$V_{CC} = 4.75\text{V}$		-	-	0.8	V	
Logical "1" Output Voltage	$V_{OUT(1)}$	$V_{CC} = 4.75\text{V}, I_O = -360\mu\text{A}$		2.4	-	-	V	
Logical "0" Output Voltage	$V_{OUT(0)}$	$V_{CC} = 4.75\text{V}, I_O = 360\mu\text{A}$		-	-	0.4	V	
Output Drive								
Output Source Current (P-Channel)	I_{SOURCE}	$V_{CC} = 5\text{V}$	$V_{OUT} = 0, T_A = +25^\circ\text{C}$	-1.75	-3.3	-	mA	
		$V_{CC} = 10\text{V}$		-8	-15	-	mA	
Output Sink Current (N-Channel)	I_{SINK}	$V_{CC} = 5\text{V}$	$V_{OUT} = V_{CC}, T_A = +25^\circ\text{C}$	1.75	3.6	-	mA	
		$V_{CC} = 10\text{V}$		8	16	-	mA	

AC Electrical Characteristics: ($T_A = +25^\circ$, $C_L = 50\text{pF}$, Note 2 unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Typ	Max	Unit
Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Q or \bar{Q}	t_{pd}	$V_{CC} = 5\text{V}$		-	190	300	ns
		$V_{CC} = 10\text{V}$		-	75	110	ns
Propagation Delay Time to a Logical "0" from Clear to Q	t_{pd}	$V_{CC} = 5\text{V}$		-	180	300	ns
		$V_{CC} = 10\text{V}$		-	70	110	ns
Propagation Delay Time to a Logical "1" from Clear to Q	t_{pd}	$V_{CC} = 5\text{V}$		-	230	400	ns
		$V_{CC} = 10\text{V}$		-	90	150	ns
Time Prior to Clock Pulse that Data Must be Present	t_S	$V_{CC} = 5\text{V}$		100	45	-	ns
		$V_{CC} = 10\text{V}$		40	16	-	ns
Time After Clock Pulse that Data Must be Held	t_H	$V_{CC} = 5\text{V}$		0	-11	-	ns
		$V_{CC} = 10\text{V}$		0	-4	-	ns
Minimum Clock Pulse Width	t_W	$V_{CC} = 5\text{V}$		-	130	250	ns
		$V_{CC} = 10\text{V}$		-	45	100	ns
Minimum Clear Pulse Width	t_W	$V_{CC} = 5\text{V}$		-	120	250	ns
		$V_{CC} = 10\text{V}$		-	45	100	ns
Maximum Clock Rise Time	t_r	$V_{CC} = 5\text{V}$		15	450	-	μs
		$V_{CC} = 10\text{V}$		5	125	-	μs

Note 2. AC Parameters are guaranteed by DC correlated testing.

AC Electrical Characteristics (Cont'd): ($T_A = +25^\circ$, $C_L = 50\text{pF}$, Note 2 unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Maximum Clock Fall Time	t_f	$V_{CC} = 5\text{V}$	15	50	—	μs
		$V_{CC} = 10\text{V}$	5	50	—	μs
Maximum Clock Frequency	f_{MAX}	$V_{CC} = 5\text{V}$	2.0	3.5	—	MHz
		$V_{CC} = 10\text{V}$	5.0	10.0	—	MHz
Input Capacitance	C_{IN}	Clear Input, Note 3	—	10	—	pF
		Any Other Input	—	5	—	pF
Power Dissipation Capacitance	C_{pd}	Per Package, Note 4	—	130	—	pF

Note 2. AC Parameters are guaranteed by DC correlated testing.

Note 3. Capacitance is guaranteed by periodic testing.

Note 4. C_{pd} determines the no load AC power consumption of any CMOS device.

Truth Table (Each Flip-Flop):

Inputs			Outputs	
Clear	Clock	D	Q	\bar{Q}
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	H	X	NC	NC
H	L	X	NC	NC

H = High Level

L = Low Level

X = Irrelevant

↑ = Transition from Low to High Level

NC = No Change

Pin Connection Diagram



